eCAD Bridge
Homechevron_right Calculatorschevron_right FpGenchevron_right Sym Craftchevron_right Articlechevron_right Postchevron_right Videoschevron_right Contactchevron_right
personProfile loginLogin
// PRECISION HARDWARE TOOLBOX 16 ACTIVE SOLVERS

Engineering Design Calculators

High-fidelity engineering formulas for RF transmission lines, embedded hardware, and IPC-standard PCB fabrication with real-time parametric computation.

cell_tower

Microstrip Impedance

RF / Transmission Line • IPC-2141

Microstrip Transmission Line Trace Width and Dielectric Height CAD Model
RF MODEL
launch Open Engineering Solver
mm
mm
mm
-
Characteristic Impedance IPC-2141 Valid
Z₀ = 67.5 Ω
Aspect Ratio W/H = 1.125 (0.1 < W/H < 3.0)
info REFERENCE: IPC-2141 Formula

Zo = (87 / √(εr + 1.41)) × ln(5.98H / (0.8W + T))

volume_up

Power Converter

dBm ↔ Watts ↔ Vrms

RF Power Conversion Bench Spectrum Measurement
RF BENCH
launch Open Engineering Solver
Ω
100 mW / 2.24 Vrms
info REFERENCE: RF Power Relationships

P(mW) = 10^(dBm/10), Vrms = √(P_watts × Z)

waves

Skin Depth

RF / High-Freq Conductor

Conductor High Frequency Skin Depth 3D Cross Section
FIELD THEORY
launch Open Engineering Solver
δ = 65.2 μm
info REFERENCE: Maxwell Skin Effect

δ = 1 / √(π · f · μ · σ)

bolt

LC Resonant Frequency

RF / Filter Design

LC Tank Circuit Resonant Frequency Peak Curve
RESONANCE
launch Open Engineering Solver
μH
nF
f = 50.33 kHz
info REFERENCE: Thomson Equation

f₀ = 1 / (2π · √(L · C))

straighten

Voltage Divider

Embedded / Analog Design

Resistor Voltage Divider Circuit Schematic
SCHEMATIC
launch Open Engineering Solver
V
kΩ
kΩ
Vout = 2.50 V
info REFERENCE: Voltage Ratio

Vout = Vin × (R2 / (R1 + R2))

tune

RC Filter Calculator

Low-Pass / Time Constant

Low-Pass RC Filter Circuit and -3dB Bode Plot
BODE PLOT
launch Open Engineering Solver
kΩ
nF
fc = 159.15 Hz, τ = 1.0 ms
info REFERENCE: Cutoff Frequency

fc = 1 / (2π · R · C), τ = R · C

terminal

UART Baud Rate Error

Embedded / MCU Clock

UART Serial Timing Packet Waveform and Clock Error
TIMING PROTOCOL
launch Open Engineering Solver
MHz
Actual: 114,285 (-0.79% - PASS)
info REFERENCE: Baud Divider Formula

BRR = Round(fCLK / (Over × Baud)), Max allowed error: ±2.5%

radio_button_checked

Annular Ring (IPC-2221)

PCB / LIBRARY DESIGN

IPC-2221 PCB Via Pad Diameter and Drill Hole Annular Ring Width Diagram
IPC-2221 SPEC
launch Open Engineering Solver
mm
mm
PASS - CL 2 LVL B 0.200 mm
Req. Min: 0.100 mm
Margin: +0.100 mm
Rec. Min Pad: 0.800 mm
info REFERENCE: IPC-2221 Table 9-1

Ring = (Pad - Hole) / 2. Class 2 requires ≥ 0.05mm internal, ≥ 0.125mm external.

verified_user

Solder Mask Expansion

LIBRARY / FOOTPRINT DESIGN

PCB Solder Mask Expansion and Clearance Opening
FABRICATION
launch Open Engineering Solver
mm
mm
mm
OK - NSMD CL 2 1.150 mm
Mask Dam Web: 0.350 mm
Min Web (Fab): 0.075 mm
Recommendation: NSMD copper-defined pad default for SMT.
info REFERENCE: IPC-7351 Footprint Guideline

Mask = Pad + (2 × Expansion). Solder dam = Pitch - Mask.

grid_view

Paste Mask Reduction

STENCIL / QFN (IPC-7525)

SMT Stencil Aperture Paste Mask Reduction Ratio
SMT STENCIL
launch Open Engineering Solver
%
PASS - 3×3 APERTURES 1.549 mm
Web Width: 0.338 mm
Actual Cov: 65.0%
IPC-7525 Area Ratio: 3.05 (PASS > 0.66)
info REFERENCE: IPC-7525 Stencil Design

Window panes prevent solder voiding under large thermal pads. Standard coverage: 50% - 70%.

layers

Stackup Impedance

SIGNAL INTEGRITY / LAYER STACK

Multi-layer PCB Layer Stackup Dielectric Thickness
PCB STACKUP
launch Open Engineering Solver
mm
+6.1% OF 50Ω TARGET 53.1 Ω
Differential Zdiff: 94.1 Ω
Above Target: +6.1%
Effectiveness: 3.18
Validity: w/h = 0.81 - OK
info REFERENCE: Differential Microstrip Model

Zdiff ≈ 2 × Zo × (1 - 0.48 × e^(-0.96 × s/h))

equalizer

Copper Balance / Pour Density

STACKUP / WARPAGE OPTIMIZATION

PCB Copper Pour Thieving and Cross-Hatch Balance Pattern
DFM BALANCE
launch Open Engineering Solver
L1 Top Signal65%
L2 GND Plane95%
L3 Inner Signal50%
L4 PWR Plane90%
L5 GND Plane95%
L6 Bottom Signal60%
LOW RISK - 6 LAYERS LOW WARPAGE
Max Pair Diff Δ: 5.0%
Average Density: 75.8%
L1 Top vs L6 Btm: Δ 5% (Within IPC-6012 limit < 15%)
info REFERENCE: IPC-6012 Bow & Twist Prevention

Symmetric copper distribution prevents thermal warpage during reflow soldering.

aspect_ratio

Drill Aspect Ratio

FABRICATION / IPC-600K

Plated Through Hole Via Drill Aspect Ratio T/d
PTH DRILL
launch Open Engineering Solver
mm
mm
STANDARD - PTH 8.00 : 1
Standard Fab Limit: 8.00 : 1
Advanced Limit: 10.00 : 1
Plating Aspect Verdict: PASS (Reliable barrel plating)
info REFERENCE: Plated Hole Aspect Limits

AR = Board Thickness / Drill Diameter. AR ≤ 8:1 is standard low-cost fabrication.

linear_scale

Trace Width (IPC-2221)

PCB CURRENT CAPACITY

IPC-2221 Trace Current Capacity and Thermal Dissipation
IPC-2221 THERMAL
launch Open Engineering Solver
A
°C
Min Width: 0.31 mm (12.2 mil)
info REFERENCE: IPC-2221 Formula

Area = (I / (k · ΔT^0.44))^(1 / 0.725), where k = 0.048 external, 0.024 internal.

adjust

Via Current Capacity

PCB / VIA THERMAL RATING

PCB Thermal Via Array and Plating Wall Thickness
THERMAL VIAS
launch Open Engineering Solver
mm
mm
°C
Imax = 1.42 A, R = 1.18 mΩ
info REFERENCE: IPC-2152 Via Sizing

Cross-sectional area of hollow copper cylinder: Area = π × (D · t - t²).

battery_charging_full

Decoupling Capacitor

PCB POWER INTEGRITY

IC Core Decoupling Capacitor Minimum Loop Inductance Placement
PDN BYPASS
launch Open Engineering Solver
V
mA
%
MHz
Cmin = 0.61 μF
info REFERENCE: PDN Impedance Target

Cmin = ΔI · Δt / ΔV. Place 100nF ceramic capacitor adjacent to each IC power pin.